By John M. Levesque

Contents: advent; Supercomputer structure; Fortran; Vectorization of Fortran courses. Index. This publication explains intimately either the underlying structure of cutting-edge supercomputers and the style in which a compiler maps Fortran code onto that structure. most crucial, the constructs combating complete optimizations are defined, and particular recommendations for restructuring a application are supplied.

Show description

Read or Download A Guidebook to Fortran on Supercomputers PDF

Best software books

Object-Oriented Analysis and Design with Applications (3rd Edition)

<p style="margin: 0px;"> Object-Oriented layout with purposes has lengthy been the basic connection with object-oriented know-how, which, in flip, has developed to affix the mainstream of industrial-strength software program improvement. during this 3rd edition--the first revision in thirteen years--readers can learn how to follow object-oriented tools utilizing new paradigms comparable to Java, the Unified Modeling Language (UML) 2.

Software Engineering of Fault Tolerant Systems (Software Engineering and Knowledge Engineering) (Software Engineering and Knowledge Engineering) (Series ... Engineering and Knowledge Engineering)

It's been argued that fault tolerance administration through the whole life-cycle improves the general method robustness and that various periods of threats must be pointed out for and handled at every one distinctive section of software program improvement, reckoning on the abstraction point of the software program process being modelled.

High Confidence Software Reuse in Large Systems: 10th International Conference on Software Reuse, ICSR 2008, Beijing, China, May 25-29, 2008 Proceedings

This booklet constitutes the refereed court cases of the tenth overseas convention on software program Reuse, ICSR 2008, held in Beijing, China, in might 2008. The forty revised complete papers provided including five workshop summaries and five tutorials have been rigorously reviewed and chosen from a number of submissions.

Formal Methods and Software Engineering: 16th International Conference on Formal Engineering Methods, ICFEM 2014, Luxembourg, Luxembourg, November 3-5, 2014. Proceedings

This publication constitutes the refereed lawsuits of the sixteenth overseas convention on Formal Engineering tools, ICFEM 2014, held in Luxembourg, Luxembourg, in November 2014. The 28 revised complete papers awarded have been rigorously reviewed and chosen from seventy three submissions. The papers conceal quite a lot of issues within the region of formal tools and software program engineering and are dedicated to advancing the cutting-edge of utilizing formal equipment in perform.

Additional resources for A Guidebook to Fortran on Supercomputers

Example text

8 Gather Vector A Randomly 69 + N / . 8 69 + N / . 8 69 + N / . 8 69 + N / . 8 Gather Vector A Periodically 39 + N / . 8 39 + N / . 8 39 + N / . 8 39 4- N / . 8 Compress Vector A (Z # of element compressed) 52 + Z/2 52 + Z/4 52 + Z/4 52 + Z/8 Expand Vector A (Z # of elements expanded) 58 + Z/2 58 + Z/4 58 + Z/4 58 + Z/8 Sum of Elements 116+ N 116 + N 116-hN 116 + N Dot Product 116+ N 116 + N 116+ N 116+ N a Vector length = N. Format is startup time + result rate. Table derived from Clifford N. Arnold, "Vector Optimization on the CYBER 205," Control Data Corporation, Arden Hills, MN.

8 Scatter Vector A Periodically 71 + N / . 8 71 + N / . 8 71 + N / . 8 Gather Vector A Randomly 69 + N / . 8 69 + N / . 8 69 + N / . 8 69 + N / . 8 Gather Vector A Periodically 39 + N / . 8 39 + N / . 8 39 + N / . 8 39 4- N / . 8 Compress Vector A (Z # of element compressed) 52 + Z/2 52 + Z/4 52 + Z/4 52 + Z/8 Expand Vector A (Z # of elements expanded) 58 + Z/2 58 + Z/4 58 + Z/4 58 + Z/8 Sum of Elements 116+ N 116 + N 116-hN 116 + N Dot Product 116+ N 116 + N 116+ N 116+ N a Vector length = N. Format is startup time + result rate.

A( 3) + B( 3) ... + ... 13. Vector Mask Operations for Loop 2210 systems the vector-mask register can be applied to the divide operation so that only where the bit is one is the divide result actually generated. ) In the "compressed-index" approach to the preceding DO loop, a vector register is generated containing those indexes where the condition is true. This register can then perform indirect address operations on the arrays involved. Computation is performed on only the elements that would be handled if the loop were executed in scalar mode.

Download PDF sample

Rated 4.08 of 5 – based on 23 votes